IIA Institutional Repository

Scalable platform for adaptive optics real-time control, part 1: concept, architecture, and validation

Show simple item record

dc.contributor.author Surendran, Avinash
dc.contributor.author Burse, Mahesh P.
dc.contributor.author Ramaprakash, A. N
dc.contributor.author Paul, Jyotirmay
dc.contributor.author Das, Hillol K.
dc.contributor.author Parihar, P. S
dc.date.accessioned 2023-11-29T06:30:58Z
dc.date.available 2023-11-29T06:30:58Z
dc.date.issued 2018-07
dc.identifier.citation Journal of Astronomical Telescopes, Instruments, and Systems, Vol. 4, No. 3, 039001 en_US
dc.identifier.issn 2329-4221
dc.identifier.uri http://hdl.handle.net/2248/8298
dc.description Restricted Access en_US
dc.description.abstract We demonstrate an architecture for adaptive optics (AO) control based on field programmable gate arrays (FPGAs), making active use of their configurable parallel processing capability. The unique capabilities of scalable platform for adaptive optics real-time control (SPARC) are demonstrated through an implementation on an off-the-shelf inexpensive Xilinx VC-709 development board. The architecture makes SPARC a generic and powerful real-time control kernel for a broad spectrum of AO scenarios. SPARC is scalable across different numbers of subapertures and pixels per subaperture. The overall concept, objectives, architecture, validation, and results from simulation as well as hardware tests are presented here. For Shack–Hartmann wavefront sensors, the total AO reconstruction time ranges from a median of 39.4  μs (11  ×  11 subapertures) to 1.283 ms (50  ×  50 subapertures) on the development board. For large wavefront sensors, the latency is dominated by access time (∼1  ms) of the standard dual data rate memory available on the board. This paper is divided into two parts. Part 1 is targeted at astronomers interested in the capability of the current hardware. Part 2 explains the FPGA implementation of the wavefront processing unit, the reconstruction algorithm, and the hardware interfaces of the platform. Part 2 mainly targets the embedded developers interested in the hardware implementation of SPARC. en_US
dc.language.iso en en_US
dc.publisher SPIE-Society of Photo-Optical Instrumentation Engineers en_US
dc.relation.uri https://doi.org/10.1117/1.JATIS.4.3.039001
dc.rights © Society of Photo-Optical Instrumentation Engineers
dc.subject Adaptive optics en_US
dc.subject Field programmable gate arrays en_US
dc.subject Real-time control en_US
dc.title Scalable platform for adaptive optics real-time control, part 1: concept, architecture, and validation en_US
dc.type Article en_US


Files in this item

This item appears in the following Collection(s)

Show simple item record

Search DSpace


Browse

My Account