Please use this identifier to cite or link to this item: http://hdl.handle.net/2248/8298
Full metadata record
DC FieldValueLanguage
dc.contributor.authorSurendran, Avinash-
dc.contributor.authorBurse, Mahesh P.-
dc.contributor.authorRamaprakash, A. N-
dc.contributor.authorPaul, Jyotirmay-
dc.contributor.authorDas, Hillol K.-
dc.contributor.authorParihar, P. S-
dc.date.accessioned2023-11-29T06:30:58Z-
dc.date.available2023-11-29T06:30:58Z-
dc.date.issued2018-07-
dc.identifier.citationJournal of Astronomical Telescopes, Instruments, and Systems, Vol. 4, No. 3, 039001en_US
dc.identifier.issn2329-4221-
dc.identifier.urihttp://hdl.handle.net/2248/8298-
dc.descriptionRestricted Accessen_US
dc.description.abstractWe demonstrate an architecture for adaptive optics (AO) control based on field programmable gate arrays (FPGAs), making active use of their configurable parallel processing capability. The unique capabilities of scalable platform for adaptive optics real-time control (SPARC) are demonstrated through an implementation on an off-the-shelf inexpensive Xilinx VC-709 development board. The architecture makes SPARC a generic and powerful real-time control kernel for a broad spectrum of AO scenarios. SPARC is scalable across different numbers of subapertures and pixels per subaperture. The overall concept, objectives, architecture, validation, and results from simulation as well as hardware tests are presented here. For Shack–Hartmann wavefront sensors, the total AO reconstruction time ranges from a median of 39.4  μs (11  ×  11 subapertures) to 1.283 ms (50  ×  50 subapertures) on the development board. For large wavefront sensors, the latency is dominated by access time (∼1  ms) of the standard dual data rate memory available on the board. This paper is divided into two parts. Part 1 is targeted at astronomers interested in the capability of the current hardware. Part 2 explains the FPGA implementation of the wavefront processing unit, the reconstruction algorithm, and the hardware interfaces of the platform. Part 2 mainly targets the embedded developers interested in the hardware implementation of SPARC.en_US
dc.language.isoenen_US
dc.publisherSPIE-Society of Photo-Optical Instrumentation Engineersen_US
dc.relation.urihttps://doi.org/10.1117/1.JATIS.4.3.039001-
dc.rights© Society of Photo-Optical Instrumentation Engineers-
dc.subjectAdaptive opticsen_US
dc.subjectField programmable gate arraysen_US
dc.subjectReal-time controlen_US
dc.titleScalable platform for adaptive optics real-time control, part 1: concept, architecture, and validationen_US
dc.typeArticleen_US
Appears in Collections:IIAP Publications

Files in This Item:
File Description SizeFormat 
Scalable platform for adaptive optics real-time control, part 1_concept, architecture, and validation.pdf
  Restricted Access
5.71 MBAdobe PDFView/Open Request a copy


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.